Part Number Hot Search : 
L6206 VC244A MBT2222A 5KP16 16310 ET7805 AON6242 2N1116
Product Description
Full Text Search
 

To Download MAX5802 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  max5800/max5801/MAX5802????8/10/12 ?/??( d a c )2.048v2.500v 4.096v??max5800/max5801/MAX5802 2.7v5.5v??(1.5mw) ??????? ??100k (?)? max5800/max5801/MAX5802i 2 c?2??? ??400khz?1dac ??250 a???? 0.5mv (?) ????max5800/max5801/MAX5802 dac??????? ????????? ??????????? max5800/max5801/MAX5802 load ?? ?( clr )?codedac? ?dac?max5800/max5801/MAX5802 10 max ? ???10tdfn ? - 40 c + 125 c?? ? ???? ? ??? ???? ??? ?? ?? s ???dac ? 12? ? 1 lsb inl? ? ? ? ?dac?? s ????? ? 2.048v2.500v4.096v s ? ? ??? ? 4.5s? ? ?2k? s ?5mm 3mm 10 max?? 3mm 3mm 10tdfn? s 2.7v5.5v? s 1.8v5.5v v ddio ? s 400khz i 2 c2? s ??dac s clr ? s ??? ? 1k?100k ? s 3v v dd ?350 a ?? 19-6461; rev 1; 12/12 ??????????????? ?????maxim?10800 852 1249 ()10800 152 1249 () maxim?china.maximintegrated.com ?? ??????? china.maximintegrated.com/max5800.related addr sda scl outa buffer por v dd gnd dac control logic power-down ref outb v ddio clr i 2 c serial interface 1ki 100ki code load clear/ reset clear / reset code register dac latch 8- /1 0- /12-bit dac 1 of 2 dac channels internal reference/ external buffer max5800 max5801 MAX5802 maxmaxim integrated products, inc.??? max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
2 v dd , v ddio to gnd ................................................ -0.3v to +6v out_, ref to gnd .................................... -0.3v to the lower of (v dd + 0.3v) and +6v scl, sda, clr to gnd .......................................... -0.3v to +6v addr to gnd ............................................. -0.3v to the lower of (v ddio + 0.3v) and +6v continuous power dissipation (t a = +70nc) max (derate at 8.8mw/ nc above 70nc) .................... 707mw tdfn (derate at 24.4mw/ nc above 70nc) ................ 1951mw maximum continuous current into any pin .................... q50ma operating temperature range ........................ -40nc to +125nc storage temperature range ............................ -65nc to +150nc lead temperature (soldering, 10s) ................................ +300nc soldering temperature (reflow) .................................... +260nc max junction-to-ambient thermal resistance ( ja ) ....... 113nc/w junction-to-case thermal resistance ( jc ) .............. 42nc/w tdfn junction-to-ambient thermal resistance ( ja ) .......... 41nc/w junction-to-case thermal resistance ( jc ) ................ 9nc/w absolute maximum ratings note 1: package thermal resistances were obtained using the method described in jedec specification jesd51-7, using a four-layer board. for detailed information on package thermal considerations, refer to china.maximintegrated.com/thermal-tutorial. stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. these are stress ratings only, and functional opera - tion of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. package thermal characteristics (note 1) electrical characteristics (v dd = 2.7v to 5.5v, v ddio = 1.8v to 5.5v, v gnd = 0v, c l = 200pf, r l = 2ki, t a = -40nc to +125nc, unless otherwise noted. typical values are at t a = +25nc.) (note 2) parameter symbol conditions min typ max units dc performance (note 3) resolution and monotonicity n max5800 8 bits max5801 10 MAX5802 12 integral nonlinearity (note 4) inl max5800 -0.25 q0.05 +0.25 lsb max5801 -0.5 q0.25 +0.5 MAX5802 -1 q0. 5 +1 differential nonlinearity (note 4) dnl max5800 -0.25 q0.05 +0.25 lsb max5801 -0.5 q0.1 +0.5 MAX5802 -1 q0.2 +1 offset error (note 5) oe -5 q0.5 +5 mv offset error drift q10 fv/nc gain error (note 5) ge -1.0 q0.1 +1.0 %fs gain temperature coefficient with respect to v ref q3.0 ppm of fs/nc zero-scale error 0 10 mv full-scale error with respect to v ref -0.5 +0.5 %fs maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
3 electrical characteristics (continued) (v dd = 2.7v to 5.5v, v ddio = 1.8v to 5.5v, v gnd = 0v, c l = 200pf, r l = 2ki, t a = -40nc to +125nc, unless otherwise noted. typical values are at t a = +25nc.) (note 2) parameter symbol conditions min typ max units dac output characteristics output voltage range (note 6) no load 0 v dd v 2ki load to gnd 0 v dd - 0.2 2ki load to v dd 0.2 v dd load regulation v out = v fs /2 v dd = 3v q10%, |i out | p 5ma 300 fv/ma v dd = 5v q10%, |i out | p 10ma 300 dc output impedance v out = v fs /2 v dd = 3v q10%, |i out | p 5ma 0.3 i v dd = 5v q10%, |i out | p 10ma 0.3 maximum capacitive load handling c l 500 pf resistive load handling r l 2 ki short-circuit output current v dd = 5.5v sourcing (output shorted to gnd) 30 ma sinking (output shorted to v dd ) 50 dc power-supply rejection v dd = 3v q10% or 5v q10% 100 fv/v dynamic performance voltage-output slew rate sr positive and negative 1.0 v/ fs voltage-output settling time ? scale to ? scale, to p 1 lsb, max5800 2.2 fs ? scale to ? scale, to p 1 lsb, max5801 2.6 ? scale to ? scale, to p 1 lsb, MAX5802 4.5 dac glitch impulse major code transition 7 nv*s channel-to-channel feedthrough (note 7) external reference 3.5 nv*s internal reference 3.3 digital feedthrough code = 0, all digital inputs from 0v to v ddio 0.2 nv*s power-up time startup calibration time (note 8) 200 fs from power-down 50 fs maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
4 electrical characteristics (continued) (v dd = 2.7v to 5.5v, v ddio = 1.8v to 5.5v, v gnd = 0v, c l = 200pf, r l = 2ki, t a = -40nc to +125nc, unless otherwise noted. typical values are at t a = +25nc.) (note 2) parameter symbol conditions min typ max units output voltage-noise density (dac output at midscale) external reference f = 1khz 90 nv/hz f = 10khz 82 2.048v internal reference f = 1khz 112 f = 10khz 102 2.5v internal reference f = 1khz 125 f = 10khz 110 4.096v internal reference f = 1khz 160 f = 10khz 145 integrated output noise (dac output at midscale) external reference f = 0.1hz to 10hz 12 fv p-p f = 0.1hz to 10khz 76 f = 0.1hz to 300khz 385 2.048v internal reference f = 0.1hz to 10hz 14 f = 0.1hz to 10khz 91 f = 0.1hz to 300khz 450 2.5v internal reference f = 0.1hz to 10hz 15 f = 0.1hz to 10khz 99 f = 0.1hz to 300khz 470 4.096v internal reference f = 0.1hz to 10hz 16 f = 0.1hz to 10khz 124 f = 0.1hz to 300khz 490 output voltage-noise density (dac output at full scale) external reference f = 1khz 114 nv/hz f = 10khz 99 2.048v internal reference f = 1khz 175 f = 10khz 153 2.5v internal reference f = 1khz 200 f = 10khz 174 4.096v internal reference f = 1khz 295 f = 10khz 255 integrated output noise (dac output at full scale) external reference f = 0.1hz to 10hz 13 fv p-p f = 0.1hz to 10khz 94 f = 0.1hz to 300khz 540 2.048v internal reference f = 0.1hz to 10hz 19 f = 0.1hz to 10khz 143 f = 0.1hz to 300khz 685 2.5v internal reference f = 0.1hz to 10hz 21 f = 0.1hz to 10khz 159 f = 0.1hz to 300khz 705 4.096v internal reference f = 0.1hz to 10hz 26 f = 0.1hz to 10khz 213 f = 0.1hz to 300khz 750 maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
5 electrical characteristics (continued) (v dd = 2.7v to 5.5v, v ddio = 1.8v to 5.5v, v gnd = 0v, c l = 200pf, r l = 2ki, t a = -40nc to +125nc, unless otherwise noted. typical values are at t a = +25nc.) (note 2) parameter symbol conditions min typ max units reference input reference input range v ref 1.24 v dd v reference input current i ref v ref = v dd = 5.5v 55 74 fa reference input impedance r ref 75 100 ki reference ouput reference output voltage v ref v ref = 2.048v, t a = +25nc 2.043 2.048 2.053 v v ref = 2.5v, t a = +25nc 2.494 2.5 2.506 v ref = 4.096v, t a = +25nc 4.086 4.096 4.106 reference output noise density v ref = 2.048v f = 1khz 129 nv/hz f = 10khz 122 v ref = 2.500v f = 1khz 158 f = 10khz 151 v ref = 4.096v f = 1khz 254 f = 10khz 237 integrated reference output noise v ref = 2.048v f = 0.1hz to 10hz 12 v p-p f = 0.1hz to 10khz 110 f = 0.1hz to 300khz 390 v ref = 2.500v f = 0.1hz to 10hz 15 f = 0.1hz to 10khz 129 f = 0.1hz to 300khz 430 v ref = 4.096v f = 0.1hz to 10hz 20 f = 0.1hz to 10khz 205 f = 0.1hz to 300khz 525 reference temperature coefficient (note 9) MAX5802a q3.7 q10 ppm/n c max5800/max5801/MAX5802b q10 q25 reference drive capacity external load 25 ki reference capacitive load 200 pf reference load regulation i source = 0 to 500fa 2 mv/ma reference line regulation 0.05 mv/v power requirements supply voltage v dd v ref = 4.096v 4.5 5.5 v all other options 2.7 5.5 i/o supply voltage v ddio 1.8 5.5 v interface supply current (note 10) i ddio 1 fa maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
6 electrical characteristics (continued) (v dd = 2.7v to 5.5v, v ddio = 1.8v to 5.5v, v gnd = 0v, c l = 200pf, r l = 2ki, t a = -40nc to +125nc, unless otherwise noted. typical values are at t a = +25nc.) (note 2) parameter symbol conditions min typ max units supply current (note 10) i dd internal reference v ref = 2.048v 0.55 0.75 ma v ref = 2.5v 0.60 0.80 v ref = 4.096v 0.65 0.90 external reference v ref = 3v 0.40 0.60 v ref = 5v 0.55 0.75 power-down mode supply current i pd both dacs off, internal reference on 140 fa both dacs off, internal reference off, t a = -40nc to +85nc 0.5 1 both dacs off, internal reference off, t a = +125nc 1.2 2.5 digital input characteristics (scl, sda, addr, clr) input high voltage v ih 2.2v < v ddio < 5.5v 0.7 x v ddio v 1.8v < v ddio < 2.2v 0.8 x v ddio v input low voltage v il 2.2v < v ddio < 5.5v 0.3 x v ddio v 1.8v < v ddio < 2.2v 0.2 x v ddio hysteresis voltage v h 0.15 v input leakage current i in v in = 0v or v ddio (note 10) q0.1 q1 fa input capacitance (note 10) c in 10 pf addr pullup/pulldown strength r pu , r pd (note 11) 30 50 90 k i digital output (sda) output low voltage v ol i sink = 3ma 0.2 v i 2 c timing characteristics (scl, sda, clr) scl clock frequency f scl 400 khz bus free time between a stop and a start condition t buf 1.3 fs hold time repeated for a start condition t hd;sta 0.6 fs scl pulse width low t low 1.3 fs scl pulse width high t high 0.6 fs setup time for repeated start condition t su;sta 0.6 fs data hold time t hd;dat 0 900 ns data setup time t su;dat 100 ns maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
7 ?1. i 2 c?? electrical characteristics (continued) (v dd = 2.7v to 5.5v, v ddio = 1.8v to 5.5v, v gnd = 0v, c l = 200pf, r l = 2ki, t a = -40nc to +125nc, unless otherwise noted. typical values are at t a = +25nc.) (note 2) note 2: electrical specifications are production tested at t a = +25nc. specifications over the entire operating temperature range are guaranteed by design and characterization. typical specifications are at t a = +25nc and are not guaranteed. note 3: dc performance is tested without load. note 4: linearity is tested with unloaded outputs to within 20mv of gnd and v dd . note 5: gain and offset calculated from measurements made with v ref = v dd at codes 30 and 4065 for MAX5802, codes 8 and 1016 for max5801, and codes 2 and 254 for max5800. note 6: subject to zero and full-scale error limits and v ref settings. note 7: measured with the dac outputs at midscale with one channel transitioning 0 to full scale. note 8: on power-up, the device initiates an internal 200s (typ) calibration sequence. all commands issued during this time will be ignored. note 9: guaranteed by design. note 10: both channels active at v fs , unloaded. static logic inputs with v il = v gnd and v ih = v ddio . note 11: an unconnected condition on the addr pin is sensed via a resistive pullup and pulldown operation; for proper operation, the addr pin should be tied to v ddio , gnd, or left unconnected with minimal capacitance. parameter symbol conditions min typ max units sda and scl receiving rise time t r 20 + c b /10 300 ns sda and scl receiving fall time t f 20 + c b /10 300 ns sda transmitting fall time t f 20 + c b /10 250 ns setup time for stop condition t su;sto 0.6 fs bus capacitance allowed c b v dd = 2.7v to 5.5v 10 400 pf pulse width of suppressed spike t sp 50 ns clr removal time prior to a recognized start t clrsta 100 ns clr pulse width low t clpw 20 ns t su;sto t r t sp t hd;sta t su;sta t f t high t hd;dat t low t clpw t clrsta t hd;sta t f s s s r p sd a sc l cl r t su;dat t r t buf maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
8 maxim integrated ? (MAX5802, 12-bit performance, t a = +25c, unless otherwise noted.) dnl vs. code max5800 toc04 code (lsb) dnl (lsb) 3584 3072 2048 2560 1024 1536 512 -0.8 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 0.8 1.0 -1.0 0 4096 v dd = v ref = 5v no load inl and dnl vs. supply voltage max5800 toc05 supply voltage (v) error (lsb) 5.1 4.7 3.9 4.3 3.5 3.1 -0.8 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 0.8 max inl v ref = 3v 1.0 -1.0 2.7 5.5 max dnl min dnl min inl inl and dnl vs. temperature max5800 toc06 temperature (c) 110 95 65 80 -10 5 20 35 50 -25 -40 125 error (lsb) -0.8 -0.6 -0.4 -0.2 0.2 0 0.4 0.6 0.8 1.0 -1.0 max inl v dd = v ref = 3v max dnl min dnl min inl inl vs. code max5800 toc01 code (lsb) inl (lsb) 3584 3072 2048 2560 1024 1536 512 -0.8 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 0.8 1.0 -1.0 0 4096 v dd = v ref = 3v no load inl vs. code max5800 toc02 code (lsb) inl (lsb) 3584 3072 2048 2560 1024 1536 512 -0.8 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 0.8 1.0 -1.0 0 4096 v dd = v ref = 5v no load dnl vs. code max5800 toc03 code (lsb) dnl (lsb) 3584 3072 2048 2560 1024 1536 512 -0.8 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 0.8 1.0 -1.0 0 4096 v dd = v ref = 3v no load max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
9 maxim integrated ?() (MAX5802, 12-bit performance, t a = +25c, unless otherwise noted.) offset and zero-scale error vs. supply voltage max5800 toc07 supply voltage (v) error (mv) 5.1 4.7 3.9 4.3 3.5 3.1 -0.8 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 0.8 1.0 -1.0 2.7 5.5 zero-scale error offset error v ref = 2.5v (external) no load offset and zero-scale error vs. temperature max5800 toc08 temperature (c) 110 95 65 80 -10 5 20 35 50 -25 -40 125 error (mv) -0.8 -0.6 -0.4 -0.2 0.2 0 0.4 0.6 0.8 1.0 -1.0 v ref = 2.5v (external) no load offset error (v dd = 5v) offset error (v dd = 3v) zero-scale error full-scale error and gain error vs. supply voltage max5800 toc09 supply voltage (v) error (%fs) 5.1 4.7 3.9 4.3 3.5 3.1 -0.016 -0.012 -0.008 -0.004 0 0.004 0.008 0.012 0.016 v ref = 2.5v (external) no load 0.020 -0.020 2.7 5.5 full-scale error gain error full-scale error and gain error vs. temperature max5800 toc10 temperature (c) 110 95 65 80 -10 5 20 35 50 -25 -40 125 error (%fsr) -0.05 0 0.05 0.10 -0.10 v ref = 2.5v (external) no load gain error (v dd = 3v) gain error (v dd = 5v) full-scale error supply current vs. temperature max5800 toc11 temperature (c) supply current (ma) 110 95 -25 -10 5 35 50 65 20 80 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 0.2 -40 125 out_ = full scale no load v ref (external) = v dd = 3v v ref (external) = v dd = 5v v ref (internal) = 4.096v, v dd = 5v v ref (internal) = 2.5v, v dd = 5v v ref (internal) = 2.048v, v dd = 5v supply current vs. supply voltage \max5800 toc12 v dd (v) supply current (ma) 5.2 4.7 3.2 3.7 4.2 0.35 0.40 0.45 0.50 0.55 0.60 0.65 0.70 0.30 2.7 v ref = 4.096v (internal) v ref = 2.500v (internal) v ref = 2.048v (internal) v ref = 2.5v (external) max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
10 ?() (MAX5802, 12-bit performance, t a = +25c, unless otherwise noted.) power-down mode supply current vs. temperature max5800 toc13 supply voltage (v) 5.1 3.5 3.9 4.3 4.7 3.12.7 5.5 power-down supply current (a) 0.4 0.8 1.6 1.2 0 power-down mode all dacs t a = -40c t a = +25c t a = +85c t a = +125c supply current vs. code max5800 toc14 code (lsb) supply current (ma) 3584 3072 2560 2048 1536 1024 512 0.20 0.30 0.40 0.50 0.60 0.70 0.80 0.10 0 4096 v dd = 5v v ref = 4.096v v dd = 5v v ref = 2.500v v dd = 5v v ref = 5.0v (external) v dd = 3v v ref = 3.0v (external) v dd = 5v v ref = 2.048v i ref (external) vs. code max5800 toc15 code (lsb) reference current ( a) 3584 3072 2560 2048 1536 1024 10 20 30 40 50 60 0 5120 4096 v dd = v ref no load v ref = 5v v ref = 3v max5800 toc17 trigger pulse 5v/div v out 0.5v/div zoomed v out 1 lsb/div 4s/div 4.3s settling to 1 lsb (v dd = v ref = 5v, r l = 2ki , c l = 200pf) 3/4 scale to 1/4 scale max5800 toc16 trigger pulse 5v/div v out 0.5v/div zoomed v out 1 lsb/div 4s/div settling to 1 lsb (v dd = v ref = 5v, r l = 2ki , c l = 200pf) 3.75s 1/4 scale to 3/4 scale major code transition glitch energy (v dd = v ref = 5v, r l = 2ki , c l = 200pf) max5800 toc18 v out 3.3mv/div trigger pulse 5v/div 1 lsb change (midcode transition from 0x7ff to 0x800) glitch energy = 6.7nv*s maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
11 ?() (MAX5802, 12-bit performance, t a = +25c, unless otherwise noted.) major code transition glitch energy (v dd = v ref = 5v, r l = 2ki, c l = 200pf) max5800 toc19 v out 3.3mv/div trigger pulse 5v/div 1 lsb change (midcode transition from 0x800 to 0x7ff) glitch energy = 6nv*s 2s/div v out vs. time transient exiting power-down max5800 toc20 dac output 500mv/div 10s /div v scl 5v/div 0v 0v v dd = 5v, v ref = 2.5v external 36th edge power-on reset to 0v max5800 toc21 v out 2v/div 20s /div v dd 2v/div 0v 0v v dd = v ref = 5v 10ki load to v dd channel-to-channel feedthrough (v dd = v ref = 5v, t a = +25n c, no load) max5800 toc23 5s /div no load no load trigger pulse 10v/div static dac 1.25mv/div transitioning dac 1v/div transitioning dac: 0 to full scale static dac: midscale analog crosstalk = 1.8nv*s channel-to-channel feedthrough (v dd = v ref = 5v, t a = +25n c, r l = 2ki , c l = 200pf) max5800 toc22 4s /div trigger pulse 10v/div transitioning dac 1v/div r l = 2k i no load static dac 1.25mv/div transitioning dac: 0 to full scale static dac: midscale analog crosstalk = 3.5nv*s channel-to-channel feedthrough (v dd = 5v, v ref = 4.096v (internal), t a = +25n c, r l = 2ki , c l = 200pf) max5800 toc24 5s /div trigger pulse 10v/div no load static dac 1.25mv/div transitioning dac 1v/div transitioning dac: 0 to full scale static dac: midscale analog crosstalk = 3.3nv*s r l = 2k i maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
12 ?() (MAX5802, 12-bit performance, t a = +25c, unless otherwise noted.) max5800 toc25 trigger pulse 10v/div transitioning dac 1v/div static dac 1.25mv/div no load no load 4s/div channel-to-channel feedthrough (v dd = 5v, v ref = 4.096v (internal), t a = +25n c, no load) transitioning dac: 0 to full scale static dac: midscale analog crosstalk = 1.1nv*s max5800 toc26 40ns/div digital feedthrough (v dd = v ref = 5v, r l = 2ki , c l = 200pf) v dd = 5v v re f = 5v (external) dacs at midscale v ou t 1.65mv/div digital feedthrough = 0.1nvs output load regulation max5800 toc27 i o ut (ma) d v out (mv) 50 40 20 30 -10 0 10 -20 -8 -6 -4 -2 0 2 4 6 8 10 -10 -30 60 v dd = v ref v dd = 5v v dd = 3v headroom at rails vs. output current max5800 toc29 i out (ma) v out (v) 9 8 6 7 2 3 4 5 1 0.50 1.00 1.50 2.00 2.50 3.00 3.50 4.00 4.50 5.00 0 01 0 v dd = 5v, sourcing v dd = 3v, sourcing v dd = 3v and 5v sinking v dd = v ref dac = zero scale v dd = v ref dac = full scale output current limiting max5800 toc28 i out (ma) d v out (mv) 60 50 30 40 -10 0 10 20 -20 -400 -300 -200 -100 0 100 200 300 400 500 -500 -30 70 v dd = v ref v dd = 5v v dd = 3v noise-voltage density vs. frequency (dac at midscale) max5800 toc30 frequency (hz) noise-voltage density (nv/ hz) 10k 1k 50 100 150 200 250 300 350 0 100 100k v dd = 5v, v ref = 2.048v (internal) v dd = 5v, v ref = 4.5v (external) v dd = 5v, v ref = 4.096v (internal) v dd = 5v, v ref = 2.5v (internal) maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
13 ?() (MAX5802, 12-bit performance, t a = +25c, unless otherwise noted.) 0.1hz to 10hz output noise, external reference (v dd = 5v, v ref = 4.5v) max5800 toc31 2v/div midscale unloaded v p-p = 12v 4s/div 0.1hz to 10hz output noise, internal reference (v dd = 5v, v ref = 2.048v) max5800 toc32 2v/div midscale unloaded v p-p = 13v 4s/div 0.1hz to 10hz output noise, internal reference (v dd = 5v, v ref = 2.5v) max5800 toc33 2v/div midscale unloaded v p-p = 15v 4s/div v ref drift vs. temperature max5800 toc35 temperature drift (ppm/c) percent of population (%) 4.3 4.1 4.0 3.9 3.7 3.6 3.4 3.3 3.2 3.0 2.9 5 10 15 20 25 0 0.2 4.4 0.1hz to 10hz output noise, internal reference (v dd = 5v, v ref = 4.096v) max5800 toc34 2v/div midscale unloaded v p-p = 16v 4s/div reference load regulation max5800 toc36 reference output current (a) dv ref (mv) 450 400 350 300 250 200 150 100 50 -0.8 -0.6 -0.4 -0.2 0 -1.0 0 500 v dd = 5v internal reference v ref = 2.048v, 2.5v, and 4.096v supply current vs. input logic voltage max5800 toc37 input logic voltage (v) supply current (a) 4 3 2 1 200 400 600 800 1000 1200 1400 1600 1800 2000 0 05 v ddio = 5v v ddio = 3v v ddio = 1.8v typical operating characteristics (t a = +25c, unless otherwise noted.) maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
14 ? 1 ref ??/ 2 outa a?dac 3 outb b?dac 4 gnd ? 5 v dd ??0.1uf??v dd gnd 6 addr i 2 c???? 7 scl i 2 c??? 8 sda i 2 c?? 9 v ddio ????? 10 clr ??? ep ?(tdfn?)?? top view 1 3 4 10 8 7 clr sda scl max5800 max5801 MAX5802 2 9 v ddio 5 + 6 addr ref outb gnd outa v dd ep tdfn 1 2 3 4 5 10 9 8 7 6 v ddio sda scl gnd outb outa ref max5800 max5801 MAX5802 max addr v dd clr + maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
15 ?? max5800/max5801/MAX5802?????8/10/ 12?dac2.7v5.5v??? ??????????? ??100k ? ?????? 2.048v2.5v4.096v400khz i 2 c? ?max5800/max5801/MAX5802/ ?codedac?dac?? ?y(por)?? clr ? ??? dac(out_) max5800/max5801/MAX5802dac dac???1v/ s (?)?2k 500pf??? ??(v dd )? ??gnd v dd ???gnd??2k ??gndv dd 200mv v dd ??2k ??gnd 200mvv dd dac?? out ref n d vv 2 = ?d = ? dac???v ref = ?? n = ?? ??? ??dac???? ??????? ?dac??? ?dac??code??dac ( ??? )code?? dac??dac?code code_load?code?dac? ??dac?code_load? ????dac?load? code????dac? ?????codedac?? dac???????? ?codeload??? sw_clearsw_reset?codedac? ????? ?? max5800/max5801/MAX5802 ? ??2.048v2.500v4.096v?? ?ref???( ?) 25k ?? ?? ??100k ???+1.24v v dd ?????refgnd? ??max5800/max5801/MAX5802? ?????????? ? china.maximintegrated.com/products/ref - erences (clr ) max5800/max5801/MAX5802??? clr ????dac? clr ?? ??codedac???? dac?i 2 c??i 2 c? ?clr???t clrsta ??. ???(v ddio ) max5800/max5801/MAX5802???(1.8v5.5v) ??(v ddio )v ddio i/o ? maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
16 i 2 c? max5800/max5801/MAX5802i 2 c/smbus tm 2????(sda)?? (scl)??400khz?sdascl? max5800/max5801/MAX5802??? ?1 ??2??????scl ???????? ?max5800/max5801/MAX5802 ???start (s) repeated start (sr) stop (p ) max5800/max5801/ MAX5802???8??^ max5800/max5801/MAX5802??? ???????9scl ^max5800/max5801/MAX5802?sda? scl?????? ???????start repeatedstart?stopsda ??sda???4.7k scl??? ?scl?scl??k? ?4.7k sdascl?????bm a x 5 8 0 0 / max5801/MAX5802?? ??????3^max5800/ max5801/MAX5802??v ddio ?? ??5.5v??v ddio ??? ???max5800/max5801/MAX5802 ?^?????? ?code??dac?? dac??load i 2 c startstop ??sdascl??????? start??startscl????sda ????stopscl????sda?? ( ?2 )start??max5800/max5801/ MAX5802???stop? ??repeated st art stop? i 2 c?stoprepeated start max5800/max5801/MAX5802???? stopstopstart?? ?^?stop??? ????stop ????????( ??i 2 c??????? )?2 ?2. i 2 c startrepeated startstop smbus is a trademark of intel corp. figure 2 scl sda ss rp valid start, repeated start, and stop pulses ps p sp ps invalid start/s top pulse pairings -all will be recognized as starts maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
17 i 2 c?? ???7(msb)?r/ w ?4 ?000112lsbaddr? 1?r/w 1?max5800/max5801/ MAX5802???r/ w 0?max5800/ max5801/MAX5802?????start ?max5800/max5801/MAX5802??? ?? ???max5800/max5801/MAX5802? addr_???addr_?? ????(???? ????) i 2 c?? ???i 2 c??max5800/max5801/ MAX5802????????? max5800/max5801/MAX5802?? ??0010000?????( ?r/w = 0) i 2 c? ????(ack)?9?max5800/max5801/ MAX5802?????? ?3 ???????max5800/max5801/ MAX5802?9??sda ack?????? ???????? ??? ?3. i 2 c? 1. i 2 c??lsb ?4. i 2 c? a[6:2] = 00011 addr a1 a0 v ddio 0 0 n.c. 1 0 gnd 1 1 1 scl start condition sda 29 clock pulse for acknowledgment acknowledge not acknowledge scl aw 20 19 18 17 a 16 15 14 13 12 11 10 9a 8 start sda write address byte #1: i 2 c slave address write command byte #2: command byte (b[23:16]) write data byte #3: data high byte (b[15:8]) write data byte #4: data low byte (b[7:0]) 21 22 23 stop 7 6 5 4 3 2 1 a 0 ack. generated by max5800/max5801/MAX5802 command executed 1 1 a1 a0 0 0 0 a maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
18 ???9??sda? max5800/max5801/MAX5802???? ????????? max5800/max5801/MAX5802??? ???stop i 2 c??? ????????? ???????? ?????2??? ?????? ?ack?????? ??dac? i 2 c ???????? max5800/max5801/MAX5802???? startrepeated start stop? ??8????(ack) ?4 ?5 ? ? max5800/max5801/ MAX5802??r/ w = 0???? ???()???? ??????( ?4 ?5 ?2 4)???i 2 c?? ???? ????max5800/max5801/MAX5802? ?? ??i 2 c? ??startrepeated start stop ??8??? ?6 ????max5800/max5801/MAX5802 ?r/ w = 0???? ??repeated st art?? (?r/ w = 1?)????? scl max5800/max5801/MAX5802 sda ??2?????? ?stop????? max5800/max5801/MAX58021 code(b[23:20] = 0000)? ?code? ?dac????code ???daccodea? ?5. ?(?i 2 c) scl aw 20 19 18 17 a 16 15 14 13 12 11 10 9a 8 start sda write address byte #1: i 2 c slave address write command1 byte #2: command1 byte (b[23:16]) write data1 byte #3: data1 high byte (b[15:8]) 21 0 0 0 1 1 a1 a0 22 23 stop 7 6 5 4 3 2 1a 0 write data1 byte #4: data1 low byte (b[7:0]) 20 19 18 17 a 16 15 14 13 12 11 10 9a 8 21 22 23 7 6 5 4 3 2 1a 0 additional command and data pairs (3 byte blocks) command1 executed commandn executed byte #5: commandn byte (b[23:16]) byte #6: datan high byte (b[15:8]) byte #7: datan low byte (b[7:0]) ack. generated by max5800/max5801/MAX5802 a maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
19 ?6. ?i 2 c? ?load(b[23:20] = 0001,0010,0011)? ? dac??dac??? ?code???dac codea? power (b[23:20] = 0100)? power ?dac????b[1:0]??1?dac??0 ?dac?(2) ????????? ??????id? ?2? ??i 2 c? max5800/max5801/MAX5802?????i 2 c ????????1??? ???????? ????? ?? ??7 ??????(r/w = 0)??????? stop/start?repeated start ?? (r/ w = 1??)?max5800/max5801/ MAX5802??scl?max5800/ max5801/MAX5802?sda?? ???????? ??stop???? ?max5800/max5801/MAX58021 2. ?i 2 c? command byte (request) readback data high byte readback data low byte b23 b22 b21 b20 b19 b18 b17 b16 b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 0 0 0 0 dac selection coden[11:4] coden[3:0] 0 0 0 0 0 0 0 1 dac selection dacn[11:4] dacn[3:0] 0 0 0 0 0 0 1 0 dac selection dacn[11:4] dacn[3:0] 0 0 0 0 0 0 1 1 dac selection dacn[11:4] dacn[3:0] 0 0 0 0 0 1 0 0 0 0 x x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 pwb pwa 1 0 0 0 0 0 0 0 codea[11:4] codea[3:0] 0 0 0 0 1 0 0 0 0 0 0 1 daca[11:4] daca[3:0] 0 0 0 0 1 0 1 0 0 0 1 0 daca[11:4] daca[3:0] 0 0 0 0 1 0 1 1 0 0 1 1 daca[11:4] daca[3:0] 0 0 0 0 any other command 1001 1000 000 rev_id[2:0] (011) ref mode rf[1:0] read data byte #4: data 1 high byte (b[15:8]) read data byte #5: data 1 low byte (b[7:0]) repeated start read address byte #3: i 2 c slave address write address byte #1: i 2 c slave address write command 1 byte #2: command 1 byte ack. generated by max5800/max5801/ MAX5802 ack. generated by i 2 c master a start stop scl sda 00 01 1a 1a 0w a a a n nn 0 00 11 a1 a0 ra d ddd dd dd dddddddd ~a a nn nnn maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
20 ?7. ??i 2 c? scl aw 20 19 18 17 a 16 15 14 13 12 11 10 9 a 8 sda 0 0 0 1 1 a1 a0 22 23 7 6 5 4 3 2 1 a 0 r ~a pointer updated (qualifies for combined read back) command executed (qualifies for interface read back) scl sda command executed (qualifies for interface read back) pointer updated (qualifies for combined read back) 21 a w2 01 91 81 7a 16 15 14 13 12 11 10 9a 8 00 01 1a 1a 02 223 76 54 32 1a 0 21 start stop write address byte #1: i 2 c slave address write command byte #2: command byte (b[23:16]) write data byte #3: data high byte (b[15:8]) write data byte #4: data low byte (b[7:0]) start stop write address byte #1: i 2 c slave address read command byte #2: command byte (b[23:16]) read data byte #3: data high byte (b[15:8]) read data byte #4: data low byte (b[7:0]) start repeated start write address byte #1: i 2 c slave address write command byte #2: command byte (b[23:16]) write data byte #3: data high byte (b[15:8]) write data byte #4: data low byte (b[7:0]) stop write address byte #1: i 2 c slave address read command byte #2: command byte (b[23:16]) read data byte #3: data high byte (b[15:8]) read data byte #4: data low byte (b[7:0]) ack. generated by max5800/max5801/MAX5802 ack. generated by i 2 c master a2 01 91 81 7a 16 15 14 13 12 11 10 9a 8 00 01 1a 1a 02 223 76 54 32 10 21 a r2 01 91 81 7a 16 15 14 13 12 11 10 9a 8 00 01 1a 1a 02 223 76 54 32 1~ a0 21 a a maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
21 ?????pi 2 c ??max5800/max5801/MAX5802?? ?????????? ???4?????i 2 c ??????? ????? ??/?? ? i 2 c max5800/max5801/MAX5802i 2 c???? sclsda??sda??? ?ack^?8???i 2 c? i 2 c??? max5800/max5801/MAX5802??? ?????24dac?? 3 4???? 3. dac??? ?8. ?i 2 c?? part b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 max5800 d7 d6 d5 d4 d3 d2 d1 d0 x x x x x x x x max5801 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 x x x x x x MAX5802 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 x x x x c addr scl sda scl sda addr +5v scl sda max5800 max5801 MAX5802 max5800 max5801 MAX5802 maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
22 4. i 2 c command b23 b22 b21 b20 b19 b18 b17 b16 b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 description dac commands coden 0 0 0 0 dac selection code register data[11:4] code register data[3:0] x x x x writes data to the selected code register(s) loadn 0 0 0 1 dac selection x x x x x x x x x x x x x x x x transfers data from the selected code register(s) to the selected dac register(s) coden_ load_all 0 0 1 0 dac selection code register data[11:4] code register data[3:0] x x x x simultaneously writes data to the selected code register(s) while updating all dac registers coden_ loadn 0 0 1 1 dac selection code register data[11:4] code register data[3:0] x x x x simultaneously writes data to the selected code register(s) while updating selected dac register(s) configuration commands power 0 1 0 0 0 0 power mode 00 = normal 01 = pd 1ki 10 = pd 100ki 11 = pd hi-z x x x x x x dac b dac a x x x x x x x x sets the power mode of the selected dacs (dacs selected with a 1 in the corresponding dacn bit are updated, dacs with a 0 in the corresponding dacn bit are not impacted) sw_clear 0 1 0 1 0 0 0 0 x x x x x x x x x x x x x x x x executes a software clear (all code and dac registers cleared to their default values) sw_reset 0 1 0 1 0 0 0 1 x x x x x x x x x x x x x x x x executes a software reset (all code, dac, and control registers returned to their default values) maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
23 4. i 2 c() command b23 b22 b21 b20 b19 b18 b17 b16 b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 description config 0 1 1 0 0 0 0 ld_en x x x x x x dac b dac a x x x x x x x x sets the dac latch mode of the selected dacs. only dacs with a 1 in the selection bit are updated by the command. ld_en = 0: dac latch is operational (load controlled) ld_en = 1: dac latch is transparent ref 0 1 1 1 0 ref power 0 = dac 1 = on ref mode 00 = ext 01 = 2.5v 10 = 2.0v 11 = 4.1v x x x x x x x x x x x x x x x x sets the reference operating mode. ref power (b18): 0 = internal reference is only powered if at least one dac is powered 1 = internal reference is always powered all dac commands code_all 1 0 0 0 0 0 0 0 code register data[11:4] code register data[3:0] x x x x writes data to all code registers load_all 1 0 0 0 0 0 0 1 x x x x x x x x x x x x x x x x updates all dac latches with current code register data code_ all_ load_all 1 0 0 0 0 0 1 x code register data[11:4] code register data[3:0] x x x x simultaneously writes data to all code registers while updating all dac registers no operation commands no operation 1 0 0 1 x x x x x x x x x x x x x x x x x x x x these commands will have no effect on the device 1 0 1 x x x x x x x x x x x x x x x x x x x x x 1 1 x x x x x x x x x x x x x x x x x x x x x x reserved commands: any commands not specifically listed above are reserved for maxim internal use only. maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
24 5. dac? b19 b18 b17 b16 dac selected 0 0 0 0 dac a 0 0 0 1 dac b 0 0 1 x no effect x 1 x x all dacs 1 x x x all dacs coden coden(b[23:20] = 0000) ?daccode? ??code???dac dac???coden? ?dac (dac selection = all dacs) ? ?code_all (b [23:16] = 10000000)? 4 ?5 loadn loadn(b[23:20] = 0001)? ?code? ???dac?dac? ?loadndac selection = all dacs ? dac??load_all (b [23:16] = 10000001)? 4?5 coden_load_all coden_load_all (b[23:20] = 0010) ? daccode???dacdac? ???dac?code? ??????? ??dac_address??dac (dac_ address = all )??code_all_load_all ?coden_load_all?? code??????dac (dac selection = all dac)loadnload_all? ?4 ?5 coden_loadn coden_loadn(b[23:20] = 0011) ?daccode ????dacdac?? ?dac?code??? ???????? ?dac (dac selection = all dac) ?code_all_load_all? ?4?5 code_all code_all(b[23:16] = 10000000) daccode ???4 load_all load_all(b[23:16] = 10000001)??code? ???dacdac???4 code_all_load_all code_all_load_all(b[23:16] = 1000001x) daccode???dacdac? ??4 maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
25 power max5800/max5801/MAX5802??? (power)(b[23:18] = 010000)power?? ?dac???dac????? ???b[17:16]???dacb[9:8] ?dac??standby?? ???dac????? ??????????? 7 ???dac?? ????????? standby???????? ??????standby??? ??ref???6? sw_resetsw_clear sw_reset (b [23:16] = 01010001)sw _clear (b[23:16] = 01010000) ? sw_clear??code dac?sw_reset??? codedac???? 6. power? 7. ???dac? pd1 (b17) pd0 (b16) operating mode 0 0 normal operation 0 1 power-down with internal 1ki pulldown resistor to gnd. 1 0 power-down with internal 100ki pulldown resistor to gnd. 1 1 power-down with high-impedance output. b23 b22 b21 b20 b19 b18 b17 b16 b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 0 1 0 0 0 0 pd1 pd0 x x x x x x b a x x x x x x x x power command power mode: 00 = normal 01 = 1ki 10 = 100k i 11 = hi-z dont care dac select: 1 = dac selected 0 = dac not selected dont care default values (all dacs) ? 0 0 x x x x x x 1 1 x x x x x x x x maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
26 config config (b[23:17] = 0110000) ?dac load?b16 = 0 dac b16 = 1?dac???? ?dac???dac???? ?dac?b[9:8]???8 ref ref (b[23:19] = 01110) dac????b[17: 16] = 00?dac???b[17:16]?0110 11???2.5v2.048v4.096v?? refrf2 (b18)(??)dac? ?(standby??)????rf2 (b18)1 ?dac?????? ??1 a???9 8. config? 9. ref? b23 b22 b21 b20 b19 b18 b17 b16 b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 0 1 1 0 0 0 0 ldb x x x x x x b a x x x x x x x x config command 0 = normal 1 = transparent dont care dac select: 1 = dac selected 0 = dac not selected dont care default values (all dacs) ? 0 x x x x x x 1 1 x x x x x x x x b23 b22 b21 b20 b19 b18 b17 b16 b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 0 1 1 1 0 rf2 rf1 rf0 x x x x x x x x x x x x x x x x ref command 0 = off in standby 1 = on in standby ref mode: 00 = ext 01 = 2.5v 10 = 2.0v 11 = 4.0v dont care dont care default values ? 0 0 0 x x x x x x x x x x x x x x x x maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
27 ?? ?y(por) ?v dd v ddio ?dac???? dac??????? ?(200 s?) ? ?????v dd v ddio ?? ????? gnd?? ? gnd???????dac? ???????????dac ??????? ?????? ?max5800/max5801/MAX5802gnd ????????? ??? ???????max5800/ max5801/MAX5802??? ?(inl) inl??? ??? ??(dnl) dnl??1 ls b??dnl? 1 lsbdac????dnl? 1 lsbdac?? ? ????????? ???????? ?? ???? ?????? ?????? ??dac???? ? ??dac??? ??? ? ?????dac???? ??? ? ??dac??dac? /?? ????msb????? ???????msb ??????????? ????/? ?^ /??????????? ??? maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
28 ??? outa buffer a dac control logic power-down 1ki 100ki code load clear / reset clear / reset code register a dac latch a 8- /1 0- /1 2- bit dac a outb buffer b dac control logic power-down 1ki 100ki code load clear / reset clear / reset code register b dac latch b 8- /1 0- /1 2- bit dac b addr sda scl v ddio por clr i 2 c serial interface ref 100ki r in internal/ external reference (user option) max5800 max5801 MAX5802 v dd gnd maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
29 ? dac micro- controller sda scl addr out_ gnd v ddio v dd clr note: unipolar operation (one channel shown) ref 100nf 100nf 4.7f r pu = 5ki r pu = 5ki max5800 max5801 MAX5802 v out = 0v to v ref dac micro- controller sda scl addr out gnd v ddio v dd clr note: bipolar operation (one channel shown) ref 100nf 100nf 4.7f r pu = 5ki r pu = 5ki r1 r2 r1 = r2 max5800 max5801 MAX5802 v out = -v ref to +v ref maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
30 ? ?? - 40 c + 125 c??? + ??(pb)/rohs??? t = ? *??? **ep = ? ?? process: bicmos ?? ?????(?)? china. maximintegrated.com/packages ???? + # - ?rohs???????? ?????rohs???? part pin-package resolution (bit) internal reference tempco (ppm/nc) max5800atb+t* 10 tdfn-ep** 8 10 (typ), 25 (max) max5800aub+t* 10 max 8 10 (typ), 25 (max) max5801atb+t* 10 tdfn-ep** 10 10 (typ), 25 (max) max5801aub+t* 10 max 10 10 (typ), 25 (max) MAX5802aaub+t 10 max 12 3 (typ), 10 (max) MAX5802batb+t* 10 tdfn-ep** 12 10 (typ), 25 (max) MAX5802baub+t* 10 max 12 10 (typ), 25 (max) ? ? ?? 10 max u10+2 21-0061 90-0330 10 tdfn-ep t1033+1 21-0137 90-0003 maxim integrated max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?
?? maximmaxim????????maxim??????????? ???(??)?????? maxim integrated 160 rio robles, san jose, ca 95134 usa 1-408-601-10 00 31 ? 2013 maxim integrated maxim?maxim integratedmaxim integrated products, inc.? maxim 8328 100083 ?800 810 0310 010-6211 5199 010-6211 5299 ? ? ? ?? 0 9/12 1 12/12 ? ? 2, 30 max5800/max5801/MAX5802 ???8/10/12dac ??i 2 c?


▲Up To Search▲   

 
Price & Availability of MAX5802

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X